MAT-6660US2

Application No.: Amendment Dated: 10/074,792 August 5, 2004 May 12, 2004

Reply to Final Office Action of: May 12, 2004

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

- 1-12. (Cancelled).
- (Currently Amended) A multilayer ceramic substrate comprising:
 - a ceramic substrate having a through hole with a conductive-material therein;
- a first conductive pattern having a convex via having a step, and being formed on said ceramic substrate by a transfer printing technology through an intaglio printing using a flexible resin substance;

an insulation layer formed on said first conductive pattern; and

- a second conductive pattern electrically connected to said first conductive pattern by said via, <u>said via embedded into said second conductive pattern</u> and <u>said conductive material of said ceramic substrate being in contact with said via.</u>
- 14. (Cancelled).
- 15. (Previously Presented) The multilayer ceramic substrate of claim 13, wherein a meshed pattern is provided in a part of said conductive pattern.
- 16. (Previously Presented) The multilayer ceramic substrate of claim 13, wherein a shield pattern is provided at an outer edge of said conductive pattern.
- 17. (Previously Presented) The multilayer ceramic substrate of claim 13, wherein said ceramic substrate is provided with a through hole filled with an electroconductive substance and burned, and said via is disposed on the through hole.
- 18. (Previously Presented) The multilayer ceramic substrate of claim 13, further comprising a dielectric layer formed on a part of said ceramic substrate.

Application No.:

10/074,792 August 5, 2004 May 12, 2004 MAT-6660US2

Amendment Dated:
Reply to Final Office Action of:

- 19. (Previously Presented) The multilayer ceramic substrate of claim 13, further comprising an LSI chip mounted on a part of one of said first and second conductive patterns with the face down and electrically connected.
- 20. (Previously Presented) The multilayer ceramic substrate of claim 13, further comprising an LSI chip mounted on a part of one of said first and second conductive patterns with the face down and electrically connected through an electroconductive paste applied on the top of a fine bump provided on one of said first and second conductive patterns, said fine bump formed by using a second groove which is disposed on said intaglio at a place corresponding to a pad of said LSI chip.
- 21. (Previously Presented) The multilayer ceramic substrate of claim 13, further comprising an LSI package mounted on a part of one of said first and second conductive patterns with the face down and electrically connected through a lattice of lands with a pitch of not larger than 0.8mm, said lattice provided on one of said first and second conductive patterns.
- 22-28. (Cancelled).
- 29. (Previously Presented) The multilayer ceramic substrate of claim 13, wherein said first conductive pattern being a transfer of an intaglio plate.
- 30. (Cancelled).
- 31. (New) The multilayer ceramic substrate of claim 13, wherein said via extends above a top surface of said insulation layer.